More videos
Transforming chip design lifecycle with Generative AI
In this Chip Chat podcast episode, Amit Roy highlights how GenAI is revolutionizing various stage...
Watch video In this Chip Chat podcast episode, Amit Roy highlights how GenAI is revolutionizing various stages of chip design, from initial concept and design to testing and production
Design-for-Testability: The new strategic imperatives for the semicond...
Vijayaprabhuvel Rajavel of HCLTech on DFT, testing, silicon trust dependable
Watch video Vijayaprabhuvel Rajavel, Technical Architect and Engineering Program Manager at HCLTech, explains how design-for-testability (DFT) and robust testing are core to silicon reliability and customer trust