Developing a high-performance image co-processor to power next-gen mobile experiences

5 min Lesen
Teilen

Overview

As mobile devices demand increasingly advanced imaging capabilities, companies are under pressure to deliver high-performance co-processors within compressed development timelines. A leading semiconductor company partnered with HCLTech to develop a new image co-processor SoC designed to work alongside a mobile application processor. At the center of the engagement was HCLTech’s proprietary VeriFast™ framework, which enabled accelerated verification, improved design confidence and first-pass silicon success under an aggressive schedule.

The Challenge

The client needed to develop a completely new image co-processor SoC capable of handling high-performance imaging workloads for next-generation mobile experiences.

The engagement came with several critical challenges:

  • Extremely aggressive development timeline of just 8 months
  • Tight cost constraints and pressure for faster time-to-market
  • Requirement for a reliable engineering partner capable of turnkey execution
  • Need to achieve first-time-right silicon with zero defects
  • Requirement to accelerate verification cycles without compromising quality

The Objective

Deliver a complete SoC program—from architecture and design through tapeout and post-silicon validation—while ensuring:

  • Accelerated execution for a fresh base design
  • High verification coverage and design confidence
  • First-pass silicon success
  • Scalability for future SoC programs
The Objective

The Solution

HCLTech assumed complete ownership of the SoC program, assembling a specialized cross-functional team across SoC integration, emulation, pre-silicon verification, DFT, physical design and post-silicon validation.

At the core of the engagement was HCLTech’s proprietary VeriFast™ , designed to significantly accelerate testbench development, improve automation and reduce overall verification effort. VeriFast enabled rapid setup of the verification environment for the new SoC, helping compress development timelines while improving quality and execution efficiency.

To strengthen verification coverage and improve design confidence, HCLTech implemented a unified pre-silicon verification strategy combining:

  • Simulation-based verification
  • Emulation-driven validation
  • Formal verification methodologies

The engagement leveraged Jasper-based formal verification to improve bug detection and complemented it with Zebu emulation for real-world use-case validation. Together, these approaches enabled faster identification of RTL issues and significantly reduced debug turnaround times.

HCLTech also established a reusable and scalable TFM (Test Flow Methodology) setup to accelerate execution across current and future programs. The team integrated the latest A53 processor onto the prototype platform, enabling faster validation and improved integration readiness.

Stringent quality processes, agile execution models and continuous verification optimization ensured the program remained on track despite aggressive timelines and evolving requirements.

The Solution

The Impact

  • Delivered the first image co-processor tape-out for volume production within 36 weeks
  • Reduced verification cycle time by 8 weeks using VeriFast™
  • Reduced overall verification effort by more than 20%
  • Improved design confidence by 20% through formal verification methodologies
  • Achieved median 1-day turnaround for bug fixes
  • Delivered first-pass silicon success with zero silicon bugs

Conclusion

By placing VeriFast™ at the center of the verification strategy, HCLTech enabled the client to dramatically accelerate SoC development while maintaining uncompromising quality standards. The engagement demonstrated HCLTech’s ability to combine proprietary engineering accelerators, turnkey semiconductor expertise and agile execution to achieve first-pass silicon success for complex next-generation mobile imaging platforms.

ERS Halbleitertechnik Case study Developing a high-performance image co-processor to power next-gen mobile experiences